


Safe Harbor Notice

Except for the historical information contained herein, the matters addressed in this presentation are forward-looking statements that involve certain risks and uncertainties that could cause actual results to differ materially, including but not limited to weather, impact of competitive products and pricing, industry-wide shifts in the supply and demand for semiconductor products, rapid technology change, semiconductor industry cycle, and general economic conditions.

Except as required by law, Andes undertake no obligation to update any forward-looking statement, whether as a result of new information, future events or otherwise.









Company Overview

Operation Results

Product Applications

New Products and Ecosystems

Concluding Remarks



Andes Highlights

- Founded in March 2005 in Hsinchu Science Park, Taiwan, ROC.
- Well-established high technology IPO company
- Nearly 400 people; 80% are engineers.
- TSMC OIP Award "Partner of the Year" for New IP (2015)
- Founding Premier membership in the RISC-V International Association (RISC-V Foundation) (2020)
- Al Global Media Award "Most Outstanding Embedded Processor IP Supplier" (2020)
- Hsinchu Science Park Innovation Award AndesCore[™] NX27V (2020)
- EE Awards "Taiwan-Product Award" & "Asia-Company Award" (2021)

Andes Mission

Innovate performance-efficient processor solution for low-power SoC


Emerging Opportunities

- Smart and Green electronic devices
- Cloud Computing and Internet of Things and Machine Learning



Business Status Overview

- *300+ commercial licensees
 - Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA
 - 600+ license agreements signed
- **❖** AndeSight™ IDE:
 - 24,000+ installations
- Eco-system:
 - **500** + partners
- ❖ 12B+ Accumulative SoC Shipped















2022 Revenue Analysis








2022 Top 10 Customers Analysis by Revenue




2022 Royalty Analysis








2022 Top 10 Royalty Contributors Analysis by Application



2022 Revenue Analysis by Payment Model


■ License Fee ■ Running Royalty ■ Maintenance ■ Others








2022 Revenue Analysis by Region






2022 Revenue Analysis by Product






2022 Q1-Q4 Net Income Analysis







Historical Revenue Analysis





V5 Adoptions: From MCU to Datacenters

❖ Edge to Cloud

- ADAS
- AloT
- **■** Blockchain
- **FPGA**
- **MCU**
- **■** Multimedia
- Security
- ■Wireless (BT/WiFi)
- **❖40nm to 5nm**

- Datacenter/server Al accelerators
- SSD: enterprise (& consumer)
- 5G macro/small cells






















Andes RISC-V Cores Adopted in SoC



```
000000
    000000
000000
    000000
 > 1000 cores
000000
    000000
000000
    000000
000000
    000000
```





Andes RISC-V Product Roadmap

RV32/RV64

Cache-Coherent 1-4 Cores A25MP AX25MP

Linux with FPU/DSP

A25 AX25

Fast/Compact with FPU/DSP
Automotive Grade

N25F D25F NX25F N25F-SE D25F-SE

5-stage (1.1 GHz)

N22 2-stage (700 MHz) D23 NEW
3-stage
(800 MHz)

Vector Ext.

27-Series:

Vector Ext. MemBoost

NX27V A27/AX27 A27L2/AX27L2 and more.

5-stage (1.1 GHz)

Superscalar

45-Series:

Dual Issue Vector Ext.

MemBoost

N45/NX45/D45 A45/AX45 A45MP/AX45MP

NX45V, AX45MPV (1024-bit VPU, 1-8 Cores) and more.

8-stage (1.2 GHz)

Out of Order

60-Series:

> 2.5 GHz

> 2x per-GHz performance of

45-Series

AX65 NEW


and more.

13-stage

Leading positions:

- The 1st company offering commercial RVP DSP CPU
- The 1st company offering the most updated spec of commercial RVV vector processor
- **❖ The 1st RISC-V core certified with ISO 26262 full compliance**
- ❖ Tools for RISC-V custom extension: ACE

AX45 Can Do More (vs. 64bit A-series)



■ A53

- 8-stage In-Order Dual Issue
- Widely adopted by industries in many applications

■ AX45

- 8-stage In-Order Dual Issue
- Performance is better!
 - Coremark/MHz: 1.35x
 - Dhrystone/MHz: 1.42x




Target Applications for 27 & 45-Series

- AI/Deep Learning
- AR/VR
- **■** 5G









ADAS





Networking



■ Storage





■ V2X (Vehicle to Everything)



■ IVI (In-Vehicle-Infotainment)



Metaverse and more...





AndesCoreTM Lineup with Industry's 1st RISC-V Cores

■ D25F: with SIMD/DSP capability (P-extension, 32/64 bits)

■ NX27V: with Vector Processing Unit (V-extension, up to 512 bits)

■ N25F-SE: with ISO 26262 Full Compliance, not just Ready

45 Series 8-stage superscalar	N45, NX45	D45	A45(MP) AX45(MP)		A53/55, R52/82, M7
27 Series 5-stage MemBoost		NX27V	A27(L2) AX27(L2)		A5/7/35
25 Series 5-stage fast & compact	N25F, NX25F	D25F	A25(MP) AX25(MP)	N25F-SE	A5/7/35, R4/ M4/33
Entry Series	N22				M0/0+/3/33/
Categories	Embedded Control	DSP/Vector	Linux AP	FUSA	References





AndesCore[™] **Roadmap Processors**



AX60 Series 13-stage 000 MP Categories	Power-efficient	AX65 Mid-range	AX67 Extended	60-SE FUSA	A72~A76; N1/V1
45 Series 8-stage Superscalar	N45, NX45	NX45V * D45	AX45MPV A45(MP), AX45(MP)	45-SE	A53/55, R52/82, M7
27 Series 5-stage MemBoost		NX27V	A27(L2), AX27(L2)		A5/7/35
25 Series 5-stage Fast&Compact	N25F, NX25F	D25F	A25(MP), AX25(MP)	D25F-SE ^B N25F-SE ^B	A5/7/35, R4/5, M4/33
Entry Series	N22	D23		23-SE	M0/0+/3/33/4
Categories	Embedded Control	DSP/Vector	Linux AP	FUSA	References

Note *: AX45MPV configured as one core

■ New Processors: AX65, AX45MPV, D23, D25F-SE

■ Safety Enhanced (SE) Series: at least one per year



AndesCoreTM AX65

Multicore Out-of-Order Superscalar Processor



The Andes AX60 Processor Series



■ A new generation of AndesCore™

- Advanced Performance 13-stage Out-of-Order Superscalar Multicore
- Latest RISC-V Architecture
- Supported by Andes Long-term Roadmap
 - AX65 as the first member of the AX60 series
 - More products based on the AX60 micro-architecture planned, including for automotive functional safety

■ AndesCore™ AX65

- Offering performance surpassing CA72
- ●> 2.5 GHz, > 2x per-GHz performance of AX45MP
- Engaging with early customers





Preliminary Performance Results

AndesCore	AX27L2	AX45MP (over AX27L2)	AX65 (over AX45MP)
Micro-architecture	5 stage scalar in-order	8 stage dual-issue in-order	13 stage quad-issue OOO
Freq. (7nm)	~2 GHz	>2 GHz	>2.5 GHz
Coremark/MHz	3.55	5.64 (+59%)	9.17 (+63%)
Specint2k6/GHz	2.82	3.46 (+23%)	> 7 (>2x, target)
EEMBC FPMark/MHz	27.0	35.2 (+30%)	66.6 (+89%)
Linpack MFLOPS/MHz	0.130	0.220 (+69%)	0.613 (2.8x)
Mem Bandwidth ¹ /MHz	1.0x	1.47x	1.90x

^{1.} Based on standard library memcpy



AndesCore[™] AX45MPV

Multicore 1024-bit Vector Processor





AX45MPV: Linux Multicore Vector Processor



- Inherits all features of AX45MP and leverages 3+ years of field experience from NX27V vector engine
- ●64-bit 8-stage dual-issue processor
- Up to 8 cores SMP supporting up to 8MB L2 cache
- Dual-issue 1024-bit Vector Processing Unit (VPU) delivers up to 6 results per cycle

■ AndesCore™ AX45MPV

- Targets AI inference/training, ADAS, AR/VR, computer vision, multimedia
- Engaging with early customers





AndesCore[™] D25F-SE / N25F-SE

Automotive Functional Safety(FUSA)









Andes is *Driving* Innovations in Automotive














N25F-SE Industry First ISO 26262 Full Compliance RISC-V Processor





CERTIFICATE NO.: FS/71/220/20/0639

PAGE 1/1

LICENCE HOLDER

ANDES TECHNOLOGY CORPORATION 10F., NO. 1, SEC. 3, GONGDAO 5TH RD., EAST DIST., **HSINCHU CITY TAIWAN R.O.C 30069**

Project-No/-ID

LICENSED TEST MARK

Report No P30L0001

P30L



Tested according to

Certified Process

Development process for Functional Safety related components up to ASIL D Version V1.0/202011

Technical Data/Parameter The audited development process complies with the ISO 26262 standard part requirements

ISO 26262-2:2018 ISO 26262-4:2018 ISO 26262-8:2018 ISO 26262-5:2018 ISO 26262-9:2018

Specific Requirements

The certificate is created for the purpose of providing conformity of the development and support process in accordance with ISO 26262. Changes which are not covered in the Audit Report have to be reconsidered.

Certification Body for Functional Safety SGS-TÜV Saar GmbH

Waterille www.aga-tov-ener.com/fs E-Noil In/Duga.com

Munich, December 22nd, 2020

The test mark regulation is an integral part of this certificate SGS-TDV Saar Grobit, Hofmannakr, 50, D-81379 Manchan, Deutschland / German









CERTIFICATE NO.: FS/71/220/22/0970

LICENCE HOLDER

ANDES TECHNOLOGY CORPORATION 10F., NO. 1, SEC. 3, GONGDAO 5TH RD., EAST DIST., HSINCHU CITY 300042, TAIWAN, R.O.C.

Project-No/-ID

LICENSED TEST MARK

Report No. S2800001

ASIL B COMPLIANT

ISO 26262:2018 (Parts 2, 4 partly, 5, 8, 9)

Certified Product(s)

CPU IP "N25F-SE" Version: R320

Data/Parameter

The above-mentioned product has been approved in a standard configuration (see certification report for details). The identified technical and process parameters are in compliance with ASIL B requirements.

Specific

The certificate is for type approval and based on a detailed functional safety assessment. Any changes to the design or processes may require repetition of some of the assessment steps in order to retain type approval.

The certificate report is an integral part of this certificate. All requirements and specifications of the current valid revision of this report shall be met.

Certification Body for Functional Safety



documented via SGS

Certification Databasi

The test mark regulation is an integral part of this certificate.

Taking RISC-V® Mainstream

Munich, October 28th, 2022



- ISO 26262 Certification for Development **Process: ASIL-D**
 - In Dec. 2020, Andes certified by SGS-TÜV Saar GmbH
- ISO-9001 QMS achieved and maintained since 2010
- ISO 26262 Edition 2018 **ASIL B Compliant Certification for N25F-SE**
 - ISO 26262-2,4,5,8,9
 - Covers all the sections applicable to CPU core





D25F-SE: FuSa processor with DSP/SIMD capability

CPU Core

- AndeStar[™] V5 Instruction Set Architecture (ISA)
 - RISC-V 32-bit, RV32GC + Andes Extensions
 - RISC-V P(draft) and B extensions.
 - Machine+User (M+U) privilege levels
- Dynamic branch prediction with BTB, BHT, RAS
- CoDense[™] code size reduction, StackSafe[™] stack protection

Memory Subsystem


- Support I/D cache up to 32KB each
- Support I/D local memory up to 16MB each, with slave port interface for bus master direct accesses

Bus Interfaces

- AXI or AHB bus master port
- N:1 CPU clock vs. bus clock ratio

Others

- Platform-Level Interrupt Controller (PLIC), WFI power management,
 Debug interface
- Safety Package including Safety Manual & FMEDA report



D25F-SE: FuSa processor with DSP/SIMD capability

CPU Core

- AndeStar[™] V5 Instruction Set Architecture (ISA)
 - RISC-V 32-bit, RV32GC + Andes Extensions
 - RISC-V P(draft) and B extensions.
 - Machine+User (M+U) privilege levels
- Dynamic branch prediction with BTB, BHT, RAS
- CoDense[™] code size reduction, StackSafe[™] stack protection

Memory Subsystem


- Support I/D cache up to 32KB each
- Support I/D local memory up to 16MB each, with slave port interface for bus master direct accesses

Bus Interfaces

- AXI or AHB bus master port
- N:1 CPU clock vs. bus clock ratio


Others

- Platform-Level Interrupt Controller (PLIC), WFI power management,
 Debug interface
- Safety Package including Safety Manual & FMEDA report



D25F-SE with DSP and Bit-manipulation

- RVP: Powerful DSP/SIMD instructions for audio/voice codec and endpoint AI/ML
- SIMD instructions such as a quad 8 x 8 accumulated into 32-bit data
- DSP library support of over 200 functions



- RVB: Efficient bit-manipulation operations for codes such as cryptographic & checksums
 - Latest RVB ISA-extension Ver 1.0.0, including:
 - address generation, basic bit-manipulation, carry-less multiplication and single-bit instructions
 - Accelerate Crypto calculations: 27% improvement on SHA256, 19% for AES, 16% for MD5



AndesCoreTM D23

Compact, Secure, Low-Power Controller





D23 Targets Diverse Embedded & IoT Applications













Applications	D23 Capability fit	
DDI, TDDI	Small gate count	
Wireless controller core (WiFi, BT or others)	Security, small gate count	
Smart Home Appliance	Security, performance, small gate count	
Wearable	DSP (Edge AI), Security	
E-Toys	DSP (Speech and Sound Processing)	
RF Sensor control	DSP (Edge AI, Front-End Signal/Protocol Stack Processing)	
MEMS/Sensor Fusion	DSP (Edge AI, Front-End Signal processing)	
Battery or charging control	Performance	
Advanced Motor Control	DSP	




RISC-V Technology 2022 to 2023

- Drive Progression and Closure on Specs and Technical Deliverables

Item	2022	2023	% change
TGs	33	40	25%
SIGs	23	28	25%
ISA Spec Ratifications	2	20	1000%
non-ISA Spec Ratifications	4	11	275%
Profiles	-	6	N/A
Platforms	-	1	N/A



Android Support for RISC-V



2023 & Beyond

- **■** Google Android will be ported to RISC-V
- The ecosystem will get more mature in 3 years
- Andes is committed in making its high end RISC-V CPU running Android in quality
 - For example, 45 series AX45MP, 60 series AX65, and more higher end RISC-V cores
- ChatGPT is hot yet "mainframe" style deployed, OpenAI put it in one neuro-network type of AI system
 - Future trend is to make AI "edge" style or "personal" style, which will lead to further Edge AI revolution, SoC is still solution for future deployment
- Andes will deliver such solution in terms of core hardware, developing platform, and software ported





