



# Andes Technology Corp. Investor Conference Report



# Safe Harbor Notice

Except for the historical information contained herein, the matters addressed in this presentation are forward-looking statements that involve certain risks and uncertainties that could cause actual results to differ materially, including but not limited to weather, impact of competitive products and pricing, industry-wide shifts in the supply and demand for semiconductor products, rapid technology change, semiconductor industry cycle, and general economic conditions.

Except as required by law, Andes undertake no obligation to update any forward-looking statement, whether as a result of new information, future events or otherwise.



# Table of Contents



**01**

**Company Overview**



**02**

**Operation Results**



**03**

**Product Applications**



**04**

**New Products and Ecosystems**



**05**

**Concluding Remarks**



# Company Overview

<http://www.andestech.com>



## Andes Highlights

- **Founded in March 2005 in Hsinchu Science Park, Taiwan, ROC.**
- **Well-established high technology IPO company**
- **Over 450 people; 80% are engineers.**
- **TSMC OIP Award “Partner of the Year” for New IP (2015)**
- **Founding Premier membership in the RISC-V International Association (RISC-V Foundation) (2020)**
- **AI Global Media Award “Most Outstanding Embedded Processor IP Supplier” (2020)**
- **EE Awards - “Taiwan-Product Award” & “Asia-Company Award” (2021)**
- **Top 500 High-Growth Companies Asia-Pacific (2023)**

## Andes Mission

- **Innovate performance-efficient processor solution for low-power SoC**



## Emerging Opportunities

- **Smart and Green electronic devices**
- **Cloud Computing and Internet of Things and Machine Learning**



# Business Status Overview

- ❖ **300+** commercial licensees
  - Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA
  - **600+** license agreements signed
- ❖ AndeSight™ IDE:
  - **25,000+** installations
- ❖ Eco-system:
  - **500+** partners
- ❖ **>13B** Accumulative SoC Shipped






# Operation Results

<http://www.andestech.com>




# 3Q23 Revenue Analysis

(NT\$ thousands)






# 23Q1-Q3 Revenue Analysis




# 23Q1-Q3 Top 10 Customers Analysis by Revenue

(NT\$ thousands)

Top 10 Customer Contributed 65% Revenue




# 3Q23 Royalty Analysis






# 23Q1-Q3 Royalty Analysis



# 23Q1-Q3 Top 10 Royalty Contributors Analysis by Applicat


(NT\$ thousands)

Top 10 Royalty Customers  
Contribution Analysis: 90%



# 23Q1-Q3 Revenue Analysis by Payment Model


■ License Fee ■ Running Royalty ■ Maintenance ■ Others






# 23Q1-Q3 Revenue Analysis by Region


■ Taiwan ■ USA ■ China ■ Korea ■ Japan ■ Europe



# 23Q1-Q3 Revenue Analysis by Product




■ RISC-V  
■ V3



- N25
- AX45
- N8
- NX45
- N9
- ACE
- N45
- NX27
- N10
- A45
- N13
- NX25
- LLVM
- D25
- N7
- D10
- E8
- AE250
- A27
- Pipeline
- OTHERS

# 3Q23 Revenue Analysis - RISC-V


(NT\$ thousands)






# Historical Revenue Analysis

(NT\$)




**License**



**Royalty**


# 3Q23 Consolidated Gross Margin

(NT\$ thousands)




# 2023 Q1-Q3 Consolidated Gross Margin


(NT\$ thousands)



# 3Q23 Consolidated Operating Expenses




# 2023 Q1-Q3 Consolidated Operating Expenses







# 3Q23 Consolidated Operating Income




# 2023 Q1-Q3 Consolidated Operating Income (Loss)




# 3Q23 Consolidated Net Income



# 2023 Q1-Q3 Consolidated Net Income




# 3Q23 Consolidated EPS





# 2023 Q1-Q3 Consolidated EPS





# Product Applications

---

<http://www.andestech.com>





# Andes RISC-V Powering Rich Applications



**Mobile**

Performance, code size

N25F, N45

**MPU/MCU/AIoT**

RENESAS  
HPMicro  
Kneron  
Telink  
Internet Company

D25F, D45, AX25MP, AX45MP

**Endpoints. Edge. Cloud. Space.**

**Storage**

PHISON

Performance, bandwidth, real-time

N25F, N45, AX45MP

**5G Networks**

EDGE  
5G WITH AN EDGE

PICOCOM  
Empowering Wireless

N25F, A25, A45MP, AX45MP

**Cloud AI**

LIGHTELLIGENCE

STREAM COMPUTING 后摩智能 HOUMO.AI

SK telecom

Accelerate, accelerate, accelerate

NX27V, AX25, AX27, AX45MP, AX45MPV

**Space**

Secure, control, compute, communicate, position

N25F



# MTIA: Meta Training and Inference Accelerator



- ISCA 2023 paper, “MTIA: First Generation Silicon Targeting Meta’s Recommendation Systems”
- Proc-A/B: Andes AX25-V100, an early version of the popular NX27V
- Custom extensions: for new interfaces, instructions and registers
- Performs quite well on low and medium complexity models



Figure 3: High-level architecture of the accelerator




Figure 4: PE's internal organization

Powered by Andes NX27V+ACE

All photos: courtesy of ACM





# New Products and Ecosystems

<http://www.andestech.com> 

# Andes RISC-V Product Roadmap

RV32/RV64

Vector Ext.

Superscalar

Out of Order

Cache-Coherent  
1-4 Cores

A25MP  
AX25MP

Linux with  
FPU/DSP

A25  
AX25

Fast/Compact  
with FPU/DSP  
**Automotive Grade**

N25F  
D25F  
NX25F  
**N25F-SE**  
**D25F-SE**

5-stage (1.1 GHz)

27-Series:

Vector Ext.  
MemBoost

NX27V  
A27/AX27  
A27L2/AX27L2  
and more.

5-stage (1.1 GHz)

45-Series:

Dual Issue  
Vector Ext.  
MemBoost

N45/NX45/D45  
A45/AX45  
A45MP/AX45MP  
**NX45V, AX45MPV**  
(1024-bit VPU,  
1-8 Cores)

8-stage (1.2 GHz)

60-Series:

> 2.5 GHz  
> 2x per-GHz  
performance of  
45-Series

**AX65** **NEW**  
and more.

13-stage

Leading positions:

- ❖ The 1st company offering commercial RVP DSP CPU
- ❖ The 1st company offering the most updated spec of commercial RVV vector processor
- ❖ The 1st RISC-V core certified with ISO 26262 full compliance
- ❖ Tools for RISC-V custom extension: ACE

N22  
2-stage  
(700 MHz)



**N225, D23** **NEW**  
3-stage  
(800 MHz)

# AndesCore™ AX65 000 Application Processor



- 13-stage 4-way 64-bit OOO processor
- RVA22+ profile
- Multicore cluster up to 8 cores
- 8 Execution Pipes: 4 ALU, 2 LD/ST, 2 FP
- 2-Level BTB with TAGE-L Branch Predictor
- Caches:
  - Private I/D caches: 64 KB, 4-way, 4-bank
  - Shared cache: up to 8 MB, 16-way
- 256-bit AXI4 for Memory, MMIO and IOCP
- Performance:
  - 2.4 GHz\* @7nm without overdrive
  - Specint2006: 8.25/GHz
  - Specfp2006: 10.2/GHz


**Best spec2k6 with 2-level caches**



\* Typical case



# Roadmap for the AX60 Series



**AX60 Series: 13-stage 000 Linux MP**

# AX45MPV Multicore Cluster



## ■ At multicore cluster level:


- Up to 8 cores
- CM/L2\$ subsystem
  - 128KB to 8MB, 64B line, 16-way
  - Multi-cycle support for high-density SRAMs
  - I/D prefetch, up to 64 outstanding requests
- AXI Bus Interfaces up to 512 bits

## ■ Scalar Unit: RV64GCBP

- 8-stage In-order dual-issue
- MMU/SV48, M/S/U modes
- I/D caches: 8K~64KB; Parity (I\$) or ECC (both)

## ■ RISC-V Vector Extension (RVV v1.0)

- data format: int8~64, fp16~64; int4, **bf16**
- VLEN/DLEN: 128~**1024** bits, 1:1 or 2:1 ratio
- Up to 6 DLEN results per cycle





# AX45MPV: 1024-bit Vector Processor



## ■ RISC-V Vector Extension (RVV v1.0)


- data format: int8~64, fp16~64; int4, bf16
- VLEN/DLEN: 128~1024 bits, 1:1 or 2:1 ratio
- Up to 6 DLEN results per cycle

## ■ Efficient support needed for tight coupling with HWE


1. Data exchange performance (from/to shared memory in HWE)
2. Efficient control to the HWE

## ■ 2 solutions offered in AX45MPV:

- Andes Streaming Port™ (ASP) thru ACE
  - Data bus: data transfer btw VR and HWE
  - Command bus: to control/synchronize HWE operations
- HVM: High-speed Vector Memory
  - CPU side: DLEN-wide load/store interface with dynamic wait cycles
  - HVM module: accepting multiple accesses to multi-bank SRAM's



## Processing Element (PE)





# Andes is *Driving* Innovations in Automotive




with Industry's 1<sup>st</sup> RISC-V ISO 26262 Fully Compliant Core, N25F-SE


## In-Cabin Radar




## CMOS Sensor





## Auto TDDI




## Auto MCU



## Auto Storage



# AndesCore™ RISC-V Functional Safety Roadmap



# N25F-SE, D25F-SE 5-Stage, ASIL-B Full Compliant

## ■ CPU Core

- 5-stage, in-order, single-issue architecture
- RISC-V RV32 GCB[P]\* ISA, with Andes Extensions
  - D25F-SE with the RVP (SIMD/DSP) instruction extension
  - RVB bit-manipulation instructions for cryptography, ... applications
- AndeStar™ V5 32-bit architecture

## ■ Memory Subsystem


- Instruction and data caches, up to 32KB each
- Instruction and data local memories, up to 16MB each

## ■ Bus Interfaces and System Integration

- AXI or AHB bus master port
- Local memory direct access port

## ■ Functional Safety

- Core trap status bus interface,
- ECC protection, StackSafe™, PMP ...
- N25F-SE, ASIL-B certified. D25F-SE, ASIL-B certified at Q3/2023





# AndesCore™ N25F-SE Certified by ISO 26262



■ “The product has been approved in compliance with ASIL B requirements”

■ ISO 26262 Edition 2018, parts:

- ISO 26262-2:2018
- ISO 26262-4:2018\*
- ISO 26262-5:2018
- ISO 26262-8:2018
- ISO 26262-9:2018

■ Certification Body

- SGS-TÜV Saar GmbH
- SGS-TÜV Saar GmbH accredited by German accreditation body DAkkS

\* Part-4 System/item level integration, validation is not applicable to CPU IP

# D45-SE 8-Stage, Dual-Issue, up to ASIL-D



## ■ CPU Core

- 8-stage, in-order, superscalar, dual-issue most instruction pairs
- RISC-V RV32 GCBP\* support, Andes Extensions
- AndeStar™ V5 32-bit architecture

## ■ Memory Subsystem


- Instruction and data cache, up to 64KB
- Instruction and data local memory, up to 16MB
- MemBoost

## ■ AXI Bus Interfaces

- System port, and flash port (64/128-bit)
- LM access port (64/128-bit)
- Private, and shared peripheral interface (64-bit)

## ■ Functional Safety

- Lockstep and Split mechanism
- Configurable ECC for every memory
- Core trap status bus interface
- Bus protection, StackSafe™
- Certified estimated by or before Q3/2024




\*P: draft

# D23: Compact Controller for IoT/MCU/ECU



- 3-stage, limited dual-issue (optional)
- ISA extensions:
  - Base: RV32 I/E-MAC + B + Zce
  - Advanced: FD + P + K + CMO
- Privilege modes: M, S, U
- Configurable features
  - Branch prediction: none, static, dynamic
  - Multiplier options:
    - Sequential: 1/2/4/8-bit per cycle
    - Fast: pipelined
  - Andes Custom Extension™ (ACE)
  - Power management: WFI/WFE, PowerBrake
  - Core-Local Interrupt Controller (CLIC)
    - >1000 sources, 255 priority levels
    - Selective vectoring with priority preemption



# D23: Compact Controller for IoT/MCU/ECU

## ■ Memory subsystem:

### ● Caches:

#### ➤ Config:

- Icache only: ifetch
- RO-cache (Read-Only): ifetch and load
- I/D caches: ifetch, load and store

#### ➤ Cache sizes: 1KB~32KB

#### ➤ Error protection: ECC for I\$ and D\$

### ● I/D Local Memory (LM):

#### ➤ 0~512MB with ECC

#### ➤ Interface: SRAM or AHB-L


RISC-V Code Size Benchmarks							
ISA	IMAC	IMAC + V5 (N22)		IMABC + V5 (N25F)		IMABZce + V5 (D23)	
SPEC CPU	2,840	2,360	-16.9%	2,346	-17.4%	<b>2,247</b>	<b>20.9%</b>
CSiBE	1,462	1,204	-17.6%	1,190	-18.6%	<b>1,144</b>	<b>21.8%</b>
Audio Codec	842	682	-19.0%	671	-20.3%	<b>656</b>	<b>22.1%</b>
Embench-IoT	63.6	51.2	-19.5%	48.9	-23.1%	<b>48.4</b>	<b>23.9%</b>

## ■ D23-SE Safety-Enhanced D23 for Automotive designs, ASIL-D compliant & ASIL-B supported



# Security System Architecture for D23 (D23-SE)

- Create multiple zones protection by PMP/sPMP
  - REEs (Rich Execution Environment)
  - TEEs (Trusted Execution Environment)
- IOPMP for IO protection



The Rise of

# AndesAIRE™ AnDLA™ I350

The First Generation of Andes Deep Learning Accelerator

# AndesAIRE™ NN SDK

Unleash the maximum AI/ML performance  
and synergy of RISC-V CPU and AnDLA™




AndesAIRE™  
Andes AI Runs Everywhere

# AndesAIRE™ AnDLA™ I350



- **Andes Deep Learning Accelerator (AnDLA™)**
  - High performance-efficient deep learning accelerator for edge and end-point inference
  - Scalable and multi-DLA
  - Cooperate with AndesCore™ full series (22/23/25/27/45/65)
- **Accelerating for most of NN Applications**
  - Image and video
  - Speech/voice and audio
- **Target performance**
  - Configurable MACs: 32 to 4096 (INT8)
  - Performance: 64 GOPS to 8 TOPS (INT8 @1GHz)
  - Configurable local memory: 16KB to 4MB
  - Leading power efficiency >5 TOPS/W (@28nm)
- **Integrated DMA and local memory**

## AnDLA™ I350



# Andes AI Total Solutions



NN models

## AndeSight™ IDE

- GCC/LLVM Toolchains
- Build, debug, deploy, profile
- Analysis and tuning
- RTOS & Linux
- Device drivers
- Sample codes
- Simulator
- Documentation

## AndesAIRE™ NN SDK

### AndesAIRE™ NN Pilot™

Generated C code template

### NN inference engines

TensorFlow Lite TensorFlow Lite tvm

AndesAIRE™ NN Library  
AndeSoft™ Vector / DSP Library  
AnDLA driver

Linux Host Processor  
AX45MP(V), AX65

Compute Acceleration  
Vector: 27V, 45V  
DSP/SIMD: D25F, D45

Accelerator  
AnDLA™ I350

Bus



# AndesAIRE™ - Andes AI Runs Everywhere

## Smart Camera



## Smart Sensor



## Smart Home Appliance



## AIoT / tinyML



## Robotics



## Wearable





# Thank You

<http://www.andestech.com>

+886-3-5726533

