



Andes Technology Corp. Investor Conference Report



Safe Harbor Notice

Except for the historical information contained herein, the matters addressed in this presentation are forward-looking statements that involve certain risks and uncertainties that could cause actual results to differ materially, including but not limited to weather, impact of competitive products and pricing, industry-wide shifts in the supply and demand for semiconductor products, rapid technology change, semiconductor industry cycle, and general economic conditions.

Except as required by law, Andes undertake no obligation to update any forward-looking statement, whether as a result of new information, future events or otherwise.

Table of Contents



01

Company Overview



02

Operation Results



03

Product Applications



04

New Products and Ecosystems



05

Concluding Remarks



Company Overview

<http://www.andestech.com>



Andes Highlights

- **Founded in March 2005 in Hsinchu Science Park, Taiwan, ROC.**
- **Well-established high technology IPO company**
- **Over 400 people; 80% are engineers.**
- **TSMC OIP Award “Partner of the Year” for New IP (2015)**
- **Founding Premier membership in the RISC-V International Association (RISC-V Foundation) (2020)**
- **AI Global Media Award “Most Outstanding Embedded Processor IP Supplier” (2020)**
- **EE Awards - “Taiwan-Product Award” & “Asia-Company Award” (2021)**
- **Top 500 High-Growth Companies Asia-Pacific (2023)**

Andes Mission



- **Innovate performance-efficient processor solution for low-power SoC**

Emerging Opportunities

- **Smart and Green electronic devices**
- **Cloud Computing and Internet of Things and Machine Learning**

Business Status Overview

- ❖ **300+** commercial licensees
 - Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA
 - **600+** license agreements signed
- ❖ AndeSight™ IDE:
 - **25,000+** installations
- ❖ Eco-system:
 - **500+** partners
- ❖ **~13B** Accumulative SoC Shipped






Operation Results


<http://www.andestech.com>



2Q23 Revenue Analysis





1H23 Revenue Analysis




1H23 Top 10 Customers Analysis by Revenue

Top 10 Customer Contributed 72% Revenue


(NT\$ thousands)



2Q23 Royalty Analysis




1H23 Royalty Analysis



1H23 Top 10 Royalty Contributors Analysis by Application


(NT\$ thousands)

Top 10 Royalty Customers
Contribution Analysis: 89%




1H23 Revenue Analysis by Payment Model

■ License Fee ■ Running Royalty ■ Maintenance ■ Others




1H23 Revenue Analysis by Region


■ Taiwan ■ USA ■ China ■ Korea ■ Europe ■ Japan



1H23 Revenue Analysis by Product




■ RISC-V
■ V3




2Q23 Revenue Analysis - RISC-V

(NT\$ thousands)




Historical Revenue Analysis

(NT\$)




License




Royalty

1H23 Consolidated Gross Margin


(NT\$ thousands)




2Q23 Consolidated Operating Expenses




1H23 Consolidated Operating Expenses




1H23 Consolidated Operating Income (Loss)



1H23 Consolidated Net Income



1H23 Consolidated EPS





Product Applications

<http://www.andestech.com>




Andes RISC-V Cores Adopted in SoC

○ single core

○○○○○
○○○ 2-8 cores

○○○○○○○○
> 30 cores
○○○○○○○○

○○○○○○○○○○○○○○○○○○
○○○○○○○○○○○○○○○○○○
> 100 cores
○○○○○○○○○○○○○○○○○○
○○○○○○○○○○○○○○○○○○



Andes RISC-V Powering Rich Applications



Mobile

Performance, code size

N25F, N45

MPU/MCU/AIoT

RENESAS
HPMicro
Kneron
Telink
Internet Company

D25F, D45, AX25MP, AX45MP

Endpoints. Edge. Cloud. Space.

Storage

PHISON

Performance, bandwidth, real-time

N25F, N45, AX45MP

5G Networks

EDGE
5G WITH AN EDGE

PICOCOM
Empowering Wireless

N25F, A25, A45MP, AX45MP

Cloud AI

LIGHTELLIGENCE

STREAM COMPUTING 后摩智能 HOUMO.AI

SK telecom

Accelerate, accelerate, accelerate

NX27V, AX25, AX27, AX45MP, AX45MPV

Space

Secure, control, compute, communicate, position

N25F

MTIA: Meta Training and Inference Accelerator



- ISCA 2023 paper, “MTIA: First Generation Silicon Targeting Meta’s Recommendation Systems”
- Proc-A/B: Andes AX25-V100, an early version of the popular NX27V
- Custom extensions: for new interfaces, instructions and registers
- Performs quite well on low and medium complexity models



Figure 3: High-level architecture of the accelerator




Figure 4: PE's internal organization

Powered by Andes NX27V+ACE

All photos: courtesy of ACM




New Products and Ecosystems

<http://www.andestech.com> 


Andes RISC-V Product Roadmap

RV32/RV64




5-stage (1.1 GHz)

Vector Ext.



5-stage (1.1 GHz)

Superscalar



8-stage (1.2 GHz)

Out of Order



13-stage



Leading positions:



- ❖ The 1st company offering commercial RVP DSP CPU
- ❖ The 1st company offering the most updated spec of commercial RVV vector processor
- ❖ The 1st RISC-V core certified with ISO 26262 full compliance
- ❖ Tools for RISC-V custom extension: ACE

AndesCore™ AX65 000 Application Processor




- 13-stage 4-way 64-bit OOO processor
- RVA22+ profile
- Multicore cluster up to 8 cores
- 8 Execution Pipes: 4 ALU, 2 LD/ST, 2 FP
- 2-Level BTB with TAGE-L Branch Predictor
- Caches:
 - Private I/D caches: 64 KB, 4-way, 4-bank
 - Shared cache: up to 8 MB, 16-way
- 256-bit AXI4 for Memory, MMIO and IOCP
- Performance:
 - 2.4 GHz* @7nm without overdrive
 - Specint2006: 8.25/GHz
 - Specfp2006: 10.2/GHz

Best spec2k6 with 2-level caches



* Typical case

Roadmap for the AX60 Series



AX60 Series: 13-stage 000 Linux MP

AX45MPV Multicore Cluster



■ At multicore cluster level:


- Up to 8 cores
- CM/L2\$ subsystem
 - 128KB to 8MB, 64B line, 16-way
 - Multi-cycle support for high-density SRAMs
 - I/D prefetch, up to 64 outstanding requests
- AXI Bus Interfaces up to 512 bits

■ Scalar Unit: RV64GCBP

- 8-stage In-order dual-issue
- MMU/SV48, M/S/U modes
- I/D caches: 8K~64KB; Parity (I\$) or ECC (both)

■ RISC-V Vector Extension (RVV v1.0)

- data format: int8~64, fp16~64; int4, **bf16**
- VLEN/DLEN: 128~**1024** bits, 1:1 or 2:1 ratio
- Up to 6 DLEN results per cycle



AX45MPV: 1024-bit Vector Processor



■ RISC-V Vector Extension (RVV v1.0)


- data format: int8~64, fp16~64; int4, bf16
- VLEN/DLEN: 128~1024 bits, 1:1 or 2:1 ratio
- Up to 6 DLEN results per cycle

■ Efficient support needed for tight coupling with HWE


1. Data exchange performance (from/to shared memory in HWE)
2. Efficient control to the HWE

■ 2 solutions offered in AX45MPV:

- Andes Streaming Port™ (ASP) thru ACE
 - Data bus: data transfer btw VR and HWE
 - Command bus: to control/synchronize HWE operations
- HVM: High-speed Vector Memory
 - CPU side: DLEN-wide load/store interface with dynamic wait cycles
 - HVM module: accepting multiple accesses to multi-bank SRAM's



Processing Element (PE)



Andes is *Driving* Innovations in Automotive



with Industry's 1st RISC-V ISO 26262 Fully Compliant Core, N25F-SE

In-Cabin Radar

Radio

Radar Subsystem
N25F-SE

Host Controller
N25F-SE

Memory

Peripheral

CMOS Sensor

Diagram illustrating the CMOS Sensor architecture and its application in a vehicle. The sensor is shown as a central component in a system architecture, connected to various modules including Camera, Radar, and Host Controller. The sensor chip is shown as a physical component with a colorful die.

Auto TDDI

Main Board

TDDI

Cover Lens

Backlight Line

Frame


Auto MCU

器件	封装	物料号
MCU	RISC-V CPU 0	3208 L14 3208 L10
MCU	RISC-V CPU 1	3208 L14 3208 L10
MCU	RISC-V CPU 2	3208 L14 3208 L10
MCU	RISC-V CPU 3	3208 L14 3208 L10
MCU	RISC-V CPU 4	3208 L14 3208 L10
MCU	RISC-V CPU 5	3208 L14 3208 L10
MCU	RISC-V CPU 6	3208 L14 3208 L10
MCU	RISC-V CPU 7	3208 L14 3208 L10
MCU	RISC-V CPU 8	3208 L14 3208 L10
MCU	RISC-V CPU 9	3208 L14 3208 L10
MCU	RISC-V CPU 10	3208 L14 3208 L10
MCU	RISC-V CPU 11	3208 L14 3208 L10
MCU	RISC-V CPU 12	3208 L14 3208 L10
MCU	RISC-V CPU 13	3208 L14 3208 L10
MCU	RISC-V CPU 14	3208 L14 3208 L10
MCU	RISC-V CPU 15	3208 L14 3208 L10
MCU	RISC-V CPU 16	3208 L14 3208 L10
MCU	RISC-V CPU 17	3208 L14 3208 L10
MCU	RISC-V CPU 18	3208 L14 3208 L10
MCU	RISC-V CPU 19	3208 L14 3208 L10
MCU	RISC-V CPU 20	3208 L14 3208 L10
MCU	RISC-V CPU 21	3208 L14 3208 L10
MCU	RISC-V CPU 22	3208 L14 3208 L10
MCU	RISC-V CPU 23	3208 L14 3208 L10
MCU	RISC-V CPU 24	3208 L14 3208 L10
MCU	RISC-V CPU 25	3208 L14 3208 L10
MCU	RISC-V CPU 26	3208 L14 3208 L10
MCU	RISC-V CPU 27	3208 L14 3208 L10
MCU	RISC-V CPU 28	3208 L14 3208 L10
MCU	RISC-V CPU 29	3208 L14 3208 L10
MCU	RISC-V CPU 30	3208 L14 3208 L10
MCU	RISC-V CPU 31	3208 L14 3208 L10
MCU	RISC-V CPU 32	3208 L14 3208 L10
MCU	RISC-V CPU 33	3208 L14 3208 L10
MCU	RISC-V CPU 34	3208 L14 3208 L10
MCU	RISC-V CPU 35	3208 L14 3208 L10
MCU	RISC-V CPU 36	3208 L14 3208 L10
MCU	RISC-V CPU 37	3208 L14 3208 L10
MCU	RISC-V CPU 38	3208 L14 3208 L10
MCU	RISC-V CPU 39	3208 L14 3208 L10
MCU	RISC-V CPU 40	3208 L14 3208 L10
MCU	RISC-V CPU 41	3208 L14 3208 L10
MCU	RISC-V CPU 42	3208 L14 3208 L10
MCU	RISC-V CPU 43	3208 L14 3208 L10
MCU	RISC-V CPU 44	3208 L14 3208 L10
MCU	RISC-V CPU 45	3208 L14 3208 L10
MCU	RISC-V CPU 46	3208 L14 3208 L10
MCU	RISC-V CPU 47	3208 L14 3208 L10
MCU	RISC-V CPU 48	3208 L14 3208 L10
MCU	RISC-V CPU 49	3208 L14 3208 L10
MCU	RISC-V CPU 50	3208 L14 3208 L10
MCU	RISC-V CPU 51	3208 L14 3208 L10
MCU	RISC-V CPU 52	3208 L14 3208 L10
MCU	RISC-V CPU 53	3208 L14 3208 L10
MCU	RISC-V CPU 54	3208 L14 3208 L10
MCU	RISC-V CPU 55	3208 L14 3208 L10
MCU	RISC-V CPU 56	3208 L14 3208 L10
MCU	RISC-V CPU 57	3208 L14 3208 L10
MCU	RISC-V CPU 58	3208 L14 3208 L10
MCU	RISC-V CPU 59	3208 L14 3208 L10
MCU	RISC-V CPU 60	3208 L14 3208 L10
MCU	RISC-V CPU 61	3208 L14 3208 L10
MCU	RISC-V CPU 62	3208 L14 3208 L10
MCU	RISC-V CPU 63	3208 L14 3208 L10
MCU	RISC-V CPU 64	3208 L14 3208 L10
MCU	RISC-V CPU 65	3208 L14 3208 L10
MCU	RISC-V CPU 66	3208 L14 3208 L10
MCU	RISC-V CPU 67	3208 L14 3208 L10
MCU	RISC-V CPU 68	3208 L14 3208 L10
MCU	RISC-V CPU 69	3208 L14 3208 L10
MCU	RISC-V CPU 70	3208 L14 3208 L10
MCU	RISC-V CPU 71	3208 L14 3208 L10
MCU	RISC-V CPU 72	3208 L14 3208 L10
MCU	RISC-V CPU 73	3208 L14 3208 L10
MCU	RISC-V CPU 74	3208 L14 3208 L10
MCU	RISC-V CPU 75	3208 L14 3208 L10
MCU	RISC-V CPU 76	3208 L14 3208 L10
MCU	RISC-V CPU 77	3208 L14 3208 L10
MCU	RISC-V CPU 78	3208 L14 3208 L10
MCU	RISC-V CPU 79	3208 L14 3208 L10
MCU	RISC-V CPU 80	3208 L14 3208 L10
MCU	RISC-V CPU 81	3208 L14 3208 L10
MCU	RISC-V CPU 82	3208 L14 3208 L10
MCU	RISC-V CPU 83	3208 L14 3208 L10
MCU	RISC-V CPU 84	3208 L14 3208 L10
MCU	RISC-V CPU 85	3208 L14 3208 L10
MCU	RISC-V CPU 86	3208 L14 3208 L10
MCU	RISC-V CPU 87	3208 L14 3208 L10
MCU	RISC-V CPU 88	3208 L14 3208 L10
MCU	RISC-V CPU 89	3208 L14 3208 L10
MCU	RISC-V CPU 90	3208 L14 3208 L10
MCU	RISC-V CPU 91	3208 L14 3208 L10
MCU	RISC-V CPU 92	3208 L14 3208 L10
MCU	RISC-V CPU 93	3208 L14 3208 L10
MCU	RISC-V CPU 94	3208 L14 3208 L10
MCU	RISC-V CPU 95	3208 L14 3208 L10
MCU	RISC-V CPU 96	3208 L14 3208 L10
MCU	RISC-V CPU 97	3208 L14 3208 L10
MCU	RISC-V CPU 98	3208 L14 3208 L10
MCU	RISC-V CPU 99	3208 L14 3208 L10
MCU	RISC-V CPU 100	3208 L14 3208 L10

Auto Storage

Diagram illustrating the Auto Storage architecture and its application in a vehicle. The storage is shown as a central component in a system architecture, connected to various modules including Telematics, In-vehicle entertainment (IVI), navigation system, Drive recorder, surround view monitoring, Map, dashboard camera, Driver monitoring system (DMS), Advanced Driver Assistance System (ADAS), and In-vehicle computer.

AndesCore™ RISC-V Functional Safety Roadmap



N25F-SE, D25F-SE 5-Stage, ASIL-B Full Compliant

■ CPU Core

- 5-stage, in-order, single-issue architecture
- RISC-V RV32 GCB[P]* ISA, with Andes Extensions
 - D25F-SE with the RVP (SIMD/DSP) instruction extension
 - RVB bit-manipulation instructions for cryptography, ... applications
- AndeStar™ V5 32-bit architecture

■ Memory Subsystem


- Instruction and data caches, up to 32KB each
- Instruction and data local memories, up to 16MB each

■ Bus Interfaces and System Integration

- AXI or AHB bus master port
- Local memory direct access port

■ Functional Safety

- Core trap status bus interface,
- ECC protection, StackSafe™, PMP ...
- N25F-SE, ASIL-B certified. D25F-SE, ASIL-B certified at Q3/2023



AndesCore™ N25F-SE Certified by ISO 26262



■ “The product has been approved in compliance with ASIL B requirements”

■ ISO 26262 Edition 2018, parts:

- ISO 26262-2:2018
- ISO 26262-4:2018*
- ISO 26262-5:2018
- ISO 26262-8:2018
- ISO 26262-9:2018

■ Certification Body

- SGS-TÜV Saar GmbH
- SGS-TÜV Saar GmbH accredited by German accreditation body DAkkS

* Part-4 System/item level integration, validation is not applicable to CPU IP

D45-SE 8-Stage, Dual-Issue, up to ASIL-D



■ CPU Core

- 8-stage, in-order, superscalar, dual-issue most instruction pairs
- RISC-V RV32 GCBP* support, Andes Extensions
- AndeStar™ V5 32-bit architecture

■ Memory Subsystem


- Instruction and data cache, up to 64KB
- Instruction and data local memory, up to 16MB
- MemBoost

■ AXI Bus Interfaces

- System port, and flash port (64/128-bit)
- LM access port (64/128-bit)
- Private, and shared peripheral interface (64-bit)

■ Functional Safety

- Lockstep and Split mechanism
- Configurable ECC for every memory
- Core trap status bus interface
- Bus protection, StackSafe™
- Certified estimated by or before Q3/2024




*P: draft

D23: Compact Controller for IoT/MCU/ECU



- 3-stage, limited dual-issue (optional)
- ISA extensions:
 - Base: RV32 I/E-MAC + B + Zce
 - Advanced: FD + P + K + CMO
- Privilege modes: M, S, U
- Configurable features
 - Branch prediction: none, static, dynamic
 - Multiplier options:
 - Sequential: 1/2/4/8-bit per cycle
 - Fast: pipelined
 - Andes Custom Extension™ (ACE)
 - Power management: WFI/WFE, PowerBrake
 - Core-Local Interrupt Controller (CLIC)
 - >1000 sources, 255 priority levels
 - Selective vectoring with priority preemption



D23: Compact Controller for IoT/MCU/ECU

■ Memory subsystem:

● Caches:

➤ Config:

- Icache only: ifetch
- RO-cache (Read-Only): ifetch and load
- I/D caches: ifetch, load and store

➤ Cache sizes: 1KB~32KB

➤ Error protection: ECC for I\$ and D\$

● I/D Local Memory (LM):

➤ 0~512MB with ECC


➤ Interface: SRAM or AHB-L

RISC-V Code Size Benchmarks							
ISA	IMAC	IMAC + V5 (N22)		IMABC + V5 (N25F)		IMABZce + V5 (D23)	
SPEC CPU	2,840	2,360	-16.9%	2,346	-17.4%	2,247	20.9%
CSiBE	1,462	1,204	-17.6%	1,190	-18.6%	1,144	21.8%
Audio Codec	842	682	-19.0%	671	-20.3%	656	22.1%
Embench-IoT	63.6	51.2	-19.5%	48.9	-23.1%	48.4	23.9%

■ D23-SE Safety-Enhanced D23 for Automotive designs, ASIL-D compliant & ASIL-B supported

Security System Architecture for D23 (D23-SE)

- Create multiple zones protection by PMP/sPMP
 - REEs (Rich Execution Environment)
 - TEEs (Trusted Execution Environment)
- IOPMP for IO protection



The Rise of

AndesAIRE™ AnDLA™ I350

The First Generation of Andes Deep Learning Accelerator

AndesAIRE™ NN SDK

Unleash the maximum AI/ML performance
and synergy of RISC-V CPU and AnDLA™

AndesAIRE™

Andes AI Runs Everywhere




AndesAIRE™ AnDLA™ I350



- **Andes Deep Learning Accelerator (AnDLA™)**
 - High performance-efficient deep learning accelerator for edge and end-point inference
 - Scalable and multi-DLA
 - Cooperate with AndesCore™ full series (22/23/25/27/45/65)
- **Accelerating for most of NN Applications**
 - Image and video
 - Speech/voice and audio
- **Target performance**
 - Configurable MACs: 32 to 4096 (INT8)
 - Performance: 64 GOPS to 8 TOPS (INT8 @1GHz)
 - Configurable local memory: 16KB to 4MB
 - Leading power efficiency >5 TOPS/W (@28nm)
- **Integrated DMA and local memory**

AnDLA™ I350



Andes AI Total Solutions



NN models

AndeSight™ IDE

- GCC/LLVM Toolchains
- Build, debug, deploy, profile
- Analysis and tuning
- RTOS & Linux
- Device drivers
- Sample codes
- Simulator
- Documentation

AndesAIRE™ NN SDK

AndesAIRE™ NN Pilot™

Generated C code template

NN inference engines

TensorFlow Lite TensorFlow Lite tvm

AndesAIRE™ NN Library
AndeSoft™ Vector / DSP Library
AnDLA driver

Linux Host Processor
AX45MP(V), AX65

Compute Acceleration
Vector: 27V, 45V
DSP/SIMD: D25F, D45

Accelerator
AnDLA™ I350

Bus

AndesAIRE™ - Andes AI Runs Everywhere

Smart Camera



Smart Sensor



Smart Home Appliance



AIoT / tinyML



Robotics



Wearable



一張含有 醫療設備, 醫療, 保健, 人員 的圖片
自動產生的描述

Thank You

<http://www.andestech.com>

+886-3-5726533

