



晶心科技股份有限公司

投資安全聲明

除簡報內所提供之歷史信息外，簡報事項係屬預測性陳述，受到風險及不確定性因素影響，可能造成實際結果與陳述內容發生不符，這些不確定性因素包括但不限於：天氣、競爭性產品及其定價的影響、產業及市場對半導體產品之供給及需求移轉、新產品大量量產之能力、技術急遽演進、半導體產業景氣以及整體經濟環境之變化。

簡報大綱



01

公司簡介



02

營運成果



03

產品應用



04

新產品及生態系統



05

總結



公司簡介

<http://www.andestech.com>



晶心亮點

- 2005年3月設立於台灣新竹科學園區。
- 根基穩健的高科技上市公司。
- 員工人數超過400人；80%為工程師。
- 獲得TSMC 2015年新的 IP OIP Award 。
- 晉升為RISC-V國際聯盟(前身為RISC-V基金會) 首席會員。(2020)
- 獲得AI Global Media頒發「2020年最傑出嵌入式處理器IP供應商」。
- EE Awards亞洲金選獎 - 「Taiwan 產品獎」, 「Asia 企業獎」(2021)
- 2023亞太區 前五百大高成長企業



晶心任務


- 創新架構高效能/低功耗嵌入式處理器。

晶心利基

- 智能及環保之電子設備
- 雲端應用,人工智慧及物聯網

重要里程碑

- ❖ **300+** commercial licensees
 - Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA
 - **600+** license agreements signed
- ❖ AndeSight™ IDE:
 - **25,000+** installations
- ❖ Eco-system:
 - **500+** partners
- ❖ **12B+** Accumulative SoC Shipped






營運成果

<http://www.andestech.com>



2023年第一季營業收入


(單位:新台幣千元)



2023年第一季前十大客戶之應用分析


前十大客戶貢獻81%的營收

單位: 新台幣千元



2023年第一季度權利金收入


(單位:新台幣千元)



2023年第一季權利金應用分析


單位: 新台幣千元

前十大權利金客戶貢獻比率 90%




2023年第一季 銷售分析-收入模式

■ 矽智財授權收入 ■ 權利金收入 ■ 維護服務收入 ■ 其他收入





2023年第一季 銷售分析-地區別

■ Taiwan ■ USA ■ China ■ Korea ■ Europe ■ Japan




2023年第一季 銷售分析-產品別




2023年第一季 銷售分析- RISC-V

(單位:新台幣千元)




歷史營收分析

(NT\$)



License




Royalty

RISC-V 2022: 6%




1Q23 營業毛利與毛利率


(單位:新台幣千元)




1Q23 營業費用




1Q23 營業利益




1Q23 營業利益率




1Q23 合併淨利



1Q23 合併淨利率



1Q23 每股盈餘





產品應用

<http://www.andestech.com>



晶心RISC-V在邊緣到雲端運算SoC的應用實例

❖ Edge to Cloud

- ADAS
- AIoT
- Blockchain
- FPGA
- MCU
- Multimedia
- Security
- Wireless (BT/WiFi)
- Datacenter/server AI accelerators
- SSD: enterprise (& consumer)
- 5G macro/small cells

❖ 40nm to 3nm

❖ Many in AI



晶心RISC-V核心在SoC中被採用的數目

0 single core

0 0 0 0 0
0 0 0 2-8 cores

0 0 0 0 0 0 0 0
> 30 cores
0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
> 100 cores
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

> 1000 cores




新產品及生態系統

<http://www.andestech.com> 

晶心RISC-V產品路線圖

RV32/RV64



5-stage (1.1 GHz)




Vector Ext.



5-stage (1.1 GHz)

Superscalar



8-stage (1.2 GHz)

Out of Order




13-stage

Leading positions:


- ❖ The 1st company offering commercial RVP DSP CPU
- ❖ The 1st company offering the most updated spec of commercial RVV vector processor
- ❖ The 1st RISC-V core certified with ISO 26262 full compliance
- ❖ Tools for RISC-V custom extension: ACE

AX45 Can Do More (vs. 64bit A-series)

Coremark/MHz



Dhrystone/MHz



■ A53

- 8-stage In-Order Dual Issue
- **Widely adopted by industries in many applications**

■ AX45


- 8-stage In-Order Dual Issue
- **Performance is better!**
 - Coremark/MHz: 1.35x
 - Dhrystone/MHz: 1.42x

25, 45, 60系列產品的目標市場

■ AI/Deep Learning

■ AR/VR

■ 5G



■ Video Surveillance

■ ADAS



■ Networking




■ V2X (Vehicle to Everything)



■ IVI (In-Vehicle-Infotainment)



■ Storage



Metaverse, HPC and more...

The Andes AX60 Processor Series



■ A new generation of AndesCore™

- Advanced Performance 13-stage Out-of-Order Superscalar Multicore
- Latest RISC-V Architecture
- Supported by Andes Long-term Roadmap
 - AX65 as the first member of the AX60 series
 - More products based on the AX60 micro-architecture planned, including for automotive functional safety



■ AndesCore™ AX65

- Offering performance surpassing CA72
- > 2.5 GHz, > 2x per-GHz performance of AX45MP
- Engaging with early customers

AndesCore AX65: 1st Member of AX60-Series



- 64-bit, RV64GCBK
- 8-core Multiprocessor
- 13-stage OoO Pipeline
- 128-entry Reorder Buffer (ROB)
- 4-wide Frontend Decoder
- 8 Execution Pipeline engines
- 2-level Branch Target Buffer (BTB)
- TAGE-L Branch Predictor
- 1024-entry 4-way L2 TLBs
- 64 KB, 4-way Private I/D Caches
- 8 MB, 16-way Shared Cache
- 256-bit AXI4, MMIO and IOCP Buses



Andes is *Driving* Innovations in Automotive



with Industry's 1st RISC-V ISO 26262 Fully Compliant Core, N25F-SE

In-Cabin Radar



| | | |
|-------|----------------------------|----------------------------|
| Radio | Radar Subsystem N25F-SE | Host Controller N25F-SE |
| | Memory | Peripheral |

CMOS Sensor






Diagram illustrating the integration of CMOS sensors in automotive applications, showing various camera types (Surround View, Front Sensing, Driver Monitoring, E-Mirror, Side Sensing) and their connection to a central processing unit. A physical CMOS sensor chip is also shown.

Auto TDDI

Block diagram of the TDDI (Touch and Display Driver Interface) system architecture, showing the Main Board, TDDI Subsystem, and various components like Cover Lenses, Backlight Line, and Frame.

Auto MCU



| 器件 | 芯片 | 描述 |
|-----|----------------|---------|
| MCU | RISC-V CPU 0 | MCU 0 |
| MCU | RISC-V CPU 1 | MCU 1 |
| MCU | RISC-V CPU 2 | MCU 2 |
| MCU | RISC-V CPU 3 | MCU 3 |
| MCU | RISC-V CPU 4 | MCU 4 |
| MCU | RISC-V CPU 5 | MCU 5 |
| MCU | RISC-V CPU 6 | MCU 6 |
| MCU | RISC-V CPU 7 | MCU 7 |
| MCU | RISC-V CPU 8 | MCU 8 |
| MCU | RISC-V CPU 9 | MCU 9 |
| MCU | RISC-V CPU 10 | MCU 10 |
| MCU | RISC-V CPU 11 | MCU 11 |
| MCU | RISC-V CPU 12 | MCU 12 |
| MCU | RISC-V CPU 13 | MCU 13 |
| MCU | RISC-V CPU 14 | MCU 14 |
| MCU | RISC-V CPU 15 | MCU 15 |
| MCU | RISC-V CPU 16 | MCU 16 |
| MCU | RISC-V CPU 17 | MCU 17 |
| MCU | RISC-V CPU 18 | MCU 18 |
| MCU | RISC-V CPU 19 | MCU 19 |
| MCU | RISC-V CPU 20 | MCU 20 |
| MCU | RISC-V CPU 21 | MCU 21 |
| MCU | RISC-V CPU 22 | MCU 22 |
| MCU | RISC-V CPU 23 | MCU 23 |
| MCU | RISC-V CPU 24 | MCU 24 |
| MCU | RISC-V CPU 25 | MCU 25 |
| MCU | RISC-V CPU 26 | MCU 26 |
| MCU | RISC-V CPU 27 | MCU 27 |
| MCU | RISC-V CPU 28 | MCU 28 |
| MCU | RISC-V CPU 29 | MCU 29 |
| MCU | RISC-V CPU 30 | MCU 30 |
| MCU | RISC-V CPU 31 | MCU 31 |
| MCU | RISC-V CPU 32 | MCU 32 |
| MCU | RISC-V CPU 33 | MCU 33 |
| MCU | RISC-V CPU 34 | MCU 34 |
| MCU | RISC-V CPU 35 | MCU 35 |
| MCU | RISC-V CPU 36 | MCU 36 |
| MCU | RISC-V CPU 37 | MCU 37 |
| MCU | RISC-V CPU 38 | MCU 38 |
| MCU | RISC-V CPU 39 | MCU 39 |
| MCU | RISC-V CPU 40 | MCU 40 |
| MCU | RISC-V CPU 41 | MCU 41 |
| MCU | RISC-V CPU 42 | MCU 42 |
| MCU | RISC-V CPU 43 | MCU 43 |
| MCU | RISC-V CPU 44 | MCU 44 |
| MCU | RISC-V CPU 45 | MCU 45 |
| MCU | RISC-V CPU 46 | MCU 46 |
| MCU | RISC-V CPU 47 | MCU 47 |
| MCU | RISC-V CPU 48 | MCU 48 |
| MCU | RISC-V CPU 49 | MCU 49 |
| MCU | RISC-V CPU 50 | MCU 50 |
| MCU | RISC-V CPU 51 | MCU 51 |
| MCU | RISC-V CPU 52 | MCU 52 |
| MCU | RISC-V CPU 53 | MCU 53 |
| MCU | RISC-V CPU 54 | MCU 54 |
| MCU | RISC-V CPU 55 | MCU 55 |
| MCU | RISC-V CPU 56 | MCU 56 |
| MCU | RISC-V CPU 57 | MCU 57 |
| MCU | RISC-V CPU 58 | MCU 58 |
| MCU | RISC-V CPU 59 | MCU 59 |
| MCU | RISC-V CPU 60 | MCU 60 |
| MCU | RISC-V CPU 61 | MCU 61 |
| MCU | RISC-V CPU 62 | MCU 62 |
| MCU | RISC-V CPU 63 | MCU 63 |
| MCU | RISC-V CPU 64 | MCU 64 |
| MCU | RISC-V CPU 65 | MCU 65 |
| MCU | RISC-V CPU 66 | MCU 66 |
| MCU | RISC-V CPU 67 | MCU 67 |
| MCU | RISC-V CPU 68 | MCU 68 |
| MCU | RISC-V CPU 69 | MCU 69 |
| MCU | RISC-V CPU 70 | MCU 70 |
| MCU | RISC-V CPU 71 | MCU 71 |
| MCU | RISC-V CPU 72 | MCU 72 |
| MCU | RISC-V CPU 73 | MCU 73 |
| MCU | RISC-V CPU 74 | MCU 74 |
| MCU | RISC-V CPU 75 | MCU 75 |
| MCU | RISC-V CPU 76 | MCU 76 |
| MCU | RISC-V CPU 77 | MCU 77 |
| MCU | RISC-V CPU 78 | MCU 78 |
| MCU | RISC-V CPU 79 | MCU 79 |
| MCU | RISC-V CPU 80 | MCU 80 |
| MCU | RISC-V CPU 81 | MCU 81 |
| MCU | RISC-V CPU 82 | MCU 82 |
| MCU | RISC-V CPU 83 | MCU 83 |
| MCU | RISC-V CPU 84 | MCU 84 |
| MCU | RISC-V CPU 85 | MCU 85 |
| MCU | RISC-V CPU 86 | MCU 86 |
| MCU | RISC-V CPU 87 | MCU 87 |
| MCU | RISC-V CPU 88 | MCU 88 |
| MCU | RISC-V CPU 89 | MCU 89 |
| MCU | RISC-V CPU 90 | MCU 90 |
| MCU | RISC-V CPU 91 | MCU 91 |
| MCU | RISC-V CPU 92 | MCU 92 |
| MCU | RISC-V CPU 93 | MCU 93 |
| MCU | RISC-V CPU 94 | MCU 94 |
| MCU | RISC-V CPU 95 | MCU 95 |
| MCU | RISC-V CPU 96 | MCU 96 |
| MCU | RISC-V CPU 97 | MCU 97 |
| MCU | RISC-V CPU 98 | MCU 98 |
| MCU | RISC-V CPU 99 | MCU 99 |
| MCU | RISC-V CPU 100 | MCU 100 |

Auto Storage




Diagram illustrating the integration of Auto Storage in automotive applications, showing various components like Telematics, In-vehicle entertainment (IVI)/navigation system, Drive recorder/surround view monitoring, Map, dashboard camera, In-vehicle computer, Driver monitoring system (DMS), and Advanced Driver Assistance System (ADAS). A physical storage chip is also shown.

The Rise of

AndesAIRE™ AnDLA™ I350

The First Generation of Andes Deep Learning Accelerator

AndesAIRE™ NN SDK

Unleash the maximum AI/ML performance
and synergy of RISC-V CPU and AnDLA™



AndesAIRE™
Andes AI Runs Everywhere

Andes AI Total Solutions



NN models

AndeSight™ IDE

- GCC/LLVM Toolchains
- Build, debug, deploy, profile
- Analysis and tuning
- RTOS & Linux
- Device drivers
- Sample codes
- Simulator
- Documentation

AndesAIRE™ NN SDK

AndesAIRE™ NN Pilot™

Generated C code template

NN inference engines

TensorFlow Lite TensorFlow Lite tvm

AndesAIRE™ NN Library
AndeSoft™ Vector / DSP Library
AnDLA driver

Linux Host Processor
AX45MP(V), AX65

Compute Acceleration
Vector: 27V, 45V
DSP/SIMD: D25F, D45

Accelerator
AnDLA™ I350


Bus

AndesAIRE™ - Andes AI Runs Everywhere

Smart Camera



Smart Sensor



Smart Home Appliance



AIoT / tinyML



Robotics



Wearable



Thank You

<http://www.andestech.com>

+886-3-5726533



N25F-SE Industry First ISO 26262 Full Compliance RISC-V Processor



- ISO 26262 Certification for Development Process: ASIL-D
 - In Dec. 2020, Andes certified by SGS-TÜV Saar GmbH
- ISO-9001 QMS achieved and maintained since 2010
- ISO 26262 Edition 2018 ASIL B Compliant Certification for N25F-SE
 - ISO 26262-2,4,5,8,9
 - Covers all the sections applicable to CPU core

AndesAIRE™ AnDLA™ I350



- **Andes Deep Learning Accelerator (AnDLA™)**
 - High performance-efficient deep learning accelerator for **edge and end-point inference**
 - Scalable and multi-DLA
 - Cooperate with AndesCore™ full series (22/23/25/27/45/65)
- **Accelerating for most of NN Applications**
 - Image and video
 - Speech/voice and audio
- **Target performance**
 - Configurable MACs: **32 to 4096 (INT8)**
 - Performance: **64 GOPS to 8 TOPS (INT8 @1GHz)**
 - Configurable local memory: 16KB to 4MB
 - Leading power efficiency >5 TOPS/W (@28nm)
- **Integrated DMA and local memory**

AnDLA™ I350

