



Andes Technology Corp. Investor Conference Report

Safe Harbor Notice

Except for the historical information contained herein, the matters addressed in this presentation are forward-looking statements that involve certain risks and uncertainties that could cause actual results to differ materially, including but not limited to weather, impact of competitive products and pricing, industry-wide shifts in the supply and demand for semiconductor products, rapid technology change, semiconductor industry cycle, and general economic conditions.

Except as required by law, Andes undertake no obligation to update any forward-looking statement, whether as a result of new information, future events or otherwise.

Table of Contents



01

Company Overview



02

Operation Results



03

Product Applications



04

New Products and Ecosystems



05

Concluding Remarks



Company Overview

<http://www.andestech.com>



Andes Highlights

- **Founded in March 2005 in Hsinchu Science Park, Taiwan, ROC.**
- **Well-established high technology IPO company**
- **Over 240 people; 80% are engineers.**
- **TSMC OIP Award “Partner of the Year” for New IP (2015)**
- **Founding Premier membership in the RISC-V International Association (RISC-V Foundation) (2020)**
- **AI Global Media Award “Most Outstanding Embedded Processor IP Supplier” (2020)**
- **Hsinchu Science Park Innovation Award - AndesCore™ NX27V (2020)**

Andes Mission


- **Innovate performance-efficient processor solution for low-power SoC**

Emerging Opportunities

- **Smart and Green electronic devices**
- **Cloud Computing and Internet of Things and Machine Learning**

Business Status Overview

- ❖ **200+** commercial licensees
 - Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA
 - **500+** license agreements signed
- ❖ AndeSight™ IDE:
 - **21,000+** installations
- ❖ Eco-system:
 - **500+** partners
- ❖ **8B+** Accumulative SoC Shipped






Operation Results


<http://www.andestech.com>



3Q21 Revenue Analysis




21Q1-Q3 Revenue Analysis




21Q1-Q3 Top 10 Customers Analysis by Revenue

(NT\$ thousands)


Top 10 Customer Contributed 61% Revenue



3Q21 Royalty Analysis




21Q1-Q3 Royalty Analysis



21Q1-Q3 Top 10 Royalty Contributors Analysis by Application

(NT\$ thousands)


Top 10 Royalty Customers
Contribution Analysis: 89%



Royalty Analysis


(NT\$ thousands)

(Numbers)




21Q1-Q3 Revenue Analysis by Payment Model

■ License Fee ■ Running Royalty ■ Maintenance & Others ■ Custom Computing Service





21Q1-Q3 Revenue Analysis by Region

■ Taiwan ■ China ■ USA ■ Japan ■ Europe ■ Korea



21Q1-Q3 Revenue Analysis by Product





Product Applications

<http://www.andestech.com>



Andes Updates

- ❖ A 16-year-old public CPU IP company
- ❖ 2B+ Andes-Embedded SoC annually in 2020



- ❖ A founding premier member of the RISC-V International
- ❖ An active role in RISC-V International & its extension task groups
 - RISC-V Board Director
 - Member of Technical Steering Committee
 - RISC-V Ambassador
 - Chair of P-extension (Packed DSP/SIMD) Task Group
 - Co-chair of Fast Interrupt Task Group
 - Vice Chair of TEE Task Group
- ❖ A major open source maintainer/contributor

The image shows three screenshots of presentation slides, each with a title and a list of bullet points. The first slide is titled "GNU-Based Toolchains" and lists updates for binutils, glibc, and newlib. The second slide is titled "RISC-V LLVM Porting Effort" and lists updates for Alex Bradbury's work, RV32IM[A]FD support, and Clang, Go, and OpenJDK. The third slide is titled "RISC-V Linux Kernel Port" and lists updates for Linux support on RV64-based systems. Each slide includes logos for SiFive, bluespec, redhat, ANDES TECHNOLOGY, lowRISC, and Berkeley.

GNU-Based Toolchains

- binutils, GCC: May, 2017
- glibc: February, 2018
 - only supports rv64-based ISAs
- newlib: August, 2017
- "Probably not a compiler bug"


RISC-V LLVM Porting Effort

- Alex Bradbury is in charge of RISC-V LLVM
 - Talk yesterday afternoon
 - Poster on Tuesday night
- RV32IM[A]FD support upstream
 - Missing hard-float calling convention
 - Missing 64-bit support
 - Missing compressed support
- Clang, Go, and OpenJDK have run code
 - Rust port in progress
 - Poster on Tuesday

RISC-V Linux Kernel Port

- Linux: January, 2018
 - Only RV64-based systems
 - Drivers are trickling in now

Andes Embedded in Various Applications



Andes Embedded in Smart Phones



Smart Speakers:
WiFi IoT



Bike Sharing:
GPS Ctrl



X-Trail:
ADAS Ctrl



Switch:
Game Flash Ctrl



- ❖ In leading **machine learning computers** for datacenter
- ❖ In tier-one **switch routers** for datacenter
- ❖ Recent applications: **5G networking, WiFi 6/7, AI processors** (using Andes Custom Extension, ACE)

V5 Adoptions: From MCU to Datacenters

❖ Edge to Cloud

- ADAS
- AIoT
- Blockchain
- FPGA
- MCU
- Multimedia
- Security
- Wireless (BT/WiFi)
- Datacenter AI accelerators
- SSD: enterprise (& consumer)
- 5G macro/small cells

❖ 40nm to 5nm

❖ Many in AI





New Products and Ecosystems

<http://www.andestech.com> 


Andes RISC-V Product Overview

Best extensions to RISC-V

AndeStar™ Architecture V5

```
andv.addi r11, (0x0), 0x0, 0x0  
andv.addi r0p, (0x0), r0p, 0x2  
andv.addi r0p, r0p, -8  
andv.ha r21, 0x50a  
andv.lw r11, (r11+0x0a)  
andv.sll r12, r0  
andv.sll r10, r11  
andv.lw r11, (r11+0x8)  
andv.addi r13, r0p, 12
```

AndeCore™
Processors



Highly optimized design with leading PPA

Handy peripheral IPs to speed up SoC construction



AndeShape™ Platforms

AndeSight™
Tools



Professional IDE with high code quality



Extensive SW stacks from bare metal, RTOS to Linux

AndeSoft™ Stacks

Andes V5 Architecture for All Levels of Computing

AndeStar™ V5 CPUs

RISC-V®



RV32/64

Andes Extension

Conventional Computing Architecture

Domain Specific Architecture (DSA)

N/D-series

N22 N(X)25 D25...

Leading PPA Embedded Processor

IoT, Sensing, Storage, Audio, GPS



Define custom instruction to handle time critical codes

A-series

A(X)25 A(X)27 A(X)45
Multicore...

High Performance and Power Efficient AP

5G, AI, Datacenter, Video Surveillance, Networking

Andes Custom Extension

Better approach for accelerator /co-processor to do particular jobs

Vector

NX27V NX45V...


Cray Style, Scalable Vector Processor

Datacenter, Server, Deep Learning

Automation Tool for the generation of toolchain, ISS, partial RTL and verification

Andes RISC-V Product Roadmap

RV32/RV64



N22
2-stage
(700 MHz)

5-stage
(1.1 GHz)

Vector Ext.

27-Series:
Vector Ext.
MemBoost
NX27V
A27/AX27
A27L2/AX27L2
and more.

5-stage (1.1 GHz)

Superscalar

45-Series:
Dual Issue
MemBoost
N45/NX45
D45/DX45
A45/AX45
A45MP/AX45MP
and more.

8-stage (1.2 GHz)

Benefits

512-bit SIMD raises
MobileNet by 66x
(CNN for mobile vision)

boost performance
by 50%

Raise bandwidth to 3x;
Cut latency by 40%


AndeCore™ 45-Series

32-bit AndesCore™ N45/D45/A45/A45MP


64-bit AndesCore™ NX45/AX45/AX45MP

AndesCore™ 45-Series Overview


- 8-stage In-Order Dual-Issue
- AndeStar™ V5 ISA:
 - RV*GCN (S/D FPU): All Series
 - RV*P-ext (DSP/SIMD): D45/A(X)45
 - MMU for Linux Applications: A(X)45
- MemBoost memory subsystem
- Low power dynamic branch prediction
- Unaligned data accesses
- Fast or small multiplier
- StackSafe™ (Andes Ext.)
- CoDense™ (Andes Ext.)
- Multi-core support: A(X)45MP




AndesCore™ 45 vs. 25 Series Performance Enhancement



- **> 1.5X** Coremark & Dhrystone performance enhancement, compared with single-issue 25 series



AX45 Can Do More (vs. 64bit A-series)



■ A53

- 8-stage In-Order Dual Issue
- **Widely adopted by industries in many applications**

■ AX45


- 8-stage In-Order Dual Issue
- **Performance is better!**
 - Coremark/MHz: 1.32x
 - Dhrystone/MHz: 1.37x

Target Applications of 27 & 45-Series

■ AI/Deep Learning

■ AR/VR

■ 5G



■ Video Surveillance

■ ADAS



■ Networking



■ V2X (Vehicle to Everything)



■ Storage




■ IVI (In-Vehicle-Infotainment)




... and More!

Andes Processors to Fit Your AI




RISC-V DSP Extension

- Andes contributed market-proven DSP(SIMD) as P-Extension
- Designed to accelerate slow video, audio/voice and low data rate DSP workloads




Real world speedup using P-Extension



❖ Increase power efficiency to your DSP applications

NX27V One Vector for All Implementations




Andes Custom Extension



- ❖ ACE unlocks RISC-V's Potential of DSA
 - Define ACE instruction to handle time critical codes
 - Another approach to co-processor or accelerators

- ❖ All-in-one **COPILOT** development environment

- Automation tool and ease of use
- Extensions are easy to re-use, can be used as a library



Taking RISC-V Cores to Next Level

❖ Andes is the world-leading supplier shipping the commercial RISC-V cores to market with the support of

P-Extension

- D25, D45, A(X)25(MP), A(X)27(L2), A(X)45(MP)

V-Extension

- NX27V, NX45V

Custom-Extension

(w/ ACE* support)

- Entire 25, 27, 45 series

Bring Andes Strength to RISC-V Cores

Performance & Extensibility

- Leading PPA and code size
- Rich data processing in P, V, and ACE

Configurability

- Flexible configurations for rich features

Maturity

- Compiler optimizations, and SW stacks
- Comprehensive features in AndeSight IDE

Aggressive in RISC-V Community

Foundation Task Groups (partial list)



- ❖ Contributing hardware architecture extensions
 - Chair of the P-extension (Packed SIMD/DSP) Task Group
 - Co-chair of Fast Interrupts Task Group
 - Vice Chair of TEE Task Group
 - Closely reviewing activities of other Task Groups

Andes Helps Strengthen RISC-V Ecosystem

- ❖ More choices for customers are good
- ❖ Andes works closely with partners to grow RISC-V ecosystem



Andes Position in RISC-V



Complete product portfolio

Reliable RISC-V core IP vendor

Extreme low power consumption, high computing efficiency

World's leading P-, V- and Custom-Ext. Capable RISC-V cores

Professional custom computing service

Knect.me™ Ecosystem

❖ Built up the community to help developing IoT products



- To knect solutions for silicon IP's, SW stacks, tools, applications, systems and products

- Including


- SoC IP Platforms
- Software Stack
- Development Boards
- Development Tools

❖ Forms a IoT League

- To knect chip vendors, partners, application developers, system vendors



Event Promotion



RISC-V CON series

RISC-V Summit, Forum, Workshop & Meetup series

TSMC Symposium & OIP series

RISC-V Summit in San Jose
2020: Diamond Sponsor

Concluding Remarks

A Trusted Computing Expert

Andes Technology

Successfully rolled out new series of RISC-V cores (w/ leading P-, V- and Custom-Ext.), custom computing service and FreeStart program to extend more oppty.

Aggressively involved in RISC-V International new technology development, contributing and leveraging RISC-V eco-system.

Becoming a technology contributor, market promoter, and sales leader in the RISC-V industry

Thank You

<http://www.andestech.com>

+886-3-5726533

