

Introduction to Andes Superscalar Processors: N15(F)/D15(F)

Driving Innovations[™]



Vincent Chen Director 2018/7/31


N15(F)/D15(F) - Superscalar Processors

- AndeStar™ V3 architecture
- ✤ Four AndesCore[™] products
 - N15 : Baseline ISA
 - **D15** : N15 + DSP extension ISA
 - **D15F** : D15+ Floating point unit
 - **N15F** : N15 + Floating point unit
- ✤ 6-stage dual-issue pipeline
 - One instruction from ALU/Multiply/Divide/DSP/Branch/FPU
 - The other from ALU/Load/Store/FPU
- Leading performance
 - 5.41* CoreMark/MHz
 3.36* DMIPS/MHz


*BSP 4.2.0 toolchain



Applications




AndesCore[™] : Product Lineup (V3 Arch.)






AndesCore[™] : Product Lineup (V3 Arch.)

Bare Metal, RTOS-based Applications






Functional Blocks




StackSafe[™] to Protect Stack Usage



Protection mode:

- Allocate stack size and set its bound accordingly
- When stack pointer grows over the bound
 - → Generate an exception






Exception !

Power Management

◆PowerBrake to digitally adjust power (via stalling pipeline)
 ◆QuickNap[™]: logic power-down and SRAM in retention





AndeStar[™] DSP ISA Extension (1/2)

Features:

> 130 instructions

Saturation and Rounding

- Data types: fractional (Q31, Q15, and Q7) and integer (32b, 16b, 8b)
- 16-bit and 8-bit **SIMD** instructions
 - 16-bit: +, -, x, min, max, abs, clip, compare, <<, >>, signed, unsigned
 - ◆8-bit: +, -, min, max, abs, unpack, compare, signed, unsigned
- 64-bit signed/unsigned addition & subtraction

Dual 16x16 Mac

- $64 \pm = 16 \times 16 + 16 \times 16$
- \Rightarrow 32 ± = 16x16 + 16x16
- Zero-Overhead Loop



AndeStar[™] DSP ISA Extension (2/2)

SW support:

- Intrinsic functions for using instructions in C.
- Compiler generation of SIMD instructions based on vector data type.

>200 DSP-ISA-optimized DSP libraries

110% performance boost with DSP ISA (average of integer functions)



Andes DSP Library

- Basic math: vector mathematics
- Fast math: sin, cos, atan, atan2, sqrt, etc.
- Complex math
- Statistics: max, min, RMS, etc.
- Filtering: IIR, FIR, LMS, etc
- Transforms: FFT, DCT/DCT4
- Matrix functions
- PID controller, Clark and Park transforms
- MISC: copy/fill arrays, data type conversions, etc.



Floating Point Unit (FPU)

*** IEEE 754 Compliant**

- **Single** (32-bit) or **Double** (64-bit) precision configuration
- Register number configuration
 - ♦ Single precision: 32
 - ◆ Double precision: 16 or 32
- Support all rounding modes and exceptions
- Support Flush-To-Zero mode to speedup denormalized number processing
- Arithmetic (+, -, x, \div , $\sqrt{}$), Fused multiply-add operations
- Compare (==, <, <=, unordered)</p>
- Format conversion
 - \clubsuit Signed/unsigned integer \longleftrightarrow SP/DP
 - \blacklozenge SP \longleftrightarrow DP
- Copy/Move (CPU GPR \iff FPU GPR, CPU GPR \iff FPCSR)
- Load/Store SP/DP data



AMR-WB Performance

		N10	D10	D15
		337.07	85.58	58.24
AMR-WB	AVG	289.16	73.13	49.99
Encode				
		75.27	25.21	15.25
AMR-WB	AVG	66.61	21.96	13.54
Decode				

The benchmarking numbers are in MCPS. (Million Cycle Per Second) For all the test vectors, the maximum (MAX), minimum (MIN) and average (AVG) numbers are concluded. ANSI-C Code for the AMR-WB speech codec: http://www.etsi.org/deliver/etsi_ts/126100_126199/126173/14.00.00_60/ts_126173v140000p0.zip



Support and Service



Overview of Andes Technology Corporation

Andes Highlights

- Founded in March 2005 in Hsinchu Science Park, Taiwan, ROC.
- Core RD team from AMD, DEC, Intel, MIPS, nVidia, and Sun.
- Just over 140 people; 80% are engineers.
- EETimes' Silicon 60 Hot Startups to Watch (2012)
- TSMC OIP Award "Partner of the Year" for New IP (2015)
- A founding member of **RISC-V Foundation** (2016)
- IPO on Taiwan Stock Exchange (March 2017)

Andes Mission

• Innovate **performance-efficient** processor solution for **low-power** SoC

Emerging Opportunities

- Smart and Green electronic devices
- Cloud Computing and Internet of Things



AndeSight[™]: Professional IDE (1/2)


Eclipse-based Project Setup:

- Meta Linker Script Editor
- Flash ISP configured through GUI

Debug Support:

- Script-Based RTOS Awareness
- Virtual Hosting
- Register Bitfield Viewing/Update
- Break-n-Display on Exceptions

SoC Registers 🔠 Registers 🕱	指 📲 📄 👊 💷 📑 🐨 🖓 🗖				
Name	Value				
¹⁰¹⁰ cr2 (DCM_CFG)	0x00002400				
▲ 1010 0101 cr3 (MMU_CFG)	0x60080004				
1010 0101 VLPT	0x1 - Implemented				
1010 IVTB	0x0 - Not present				
1010 NTPT	0x0 - 2 partitions				
10101 DE	0x0 - Little				
1010 HPTWK	0x0 - No HPTWK				
1010 TBLCK	0x0 - Not supported				
0101 EPSZ	0x8				
	F				
▲ 1010 0101 cr3 (MMU_CFG)	0x60080004				
	Implemented				
1010 IVTB	Not implemented				
10101 NTPT	Implemented				



Drag-and-Drop Source

⊜ Breakpoints ⊑] Cons task name	ole 🚿 Even number	prior			of stack	top of stack	status		ask ist
TaskWay	0	2		0x84f		0x850720	Running	7	_
IDLE	2	õ		0x851		0x855950	Ready /		
							,		
🖃 TaskBmp	1	2		0x850	980	0x851870	Blocked		
🕀 Registers									
🖃 DMA BH	3	8		0x304	f860	0x3053730	Suspende	d	
표 Registers								Dee	
T Registers									
T registers									ource
🖯 Breakpoints 📮 Cons	ole <i>S</i> Ever handler ad				7	e message:	swaiting	Us	age
🛛 Breakpoints 📮 Cons queue name				🖋 Tas length	skList-13 item siz O	e message: 1	s waiting		age
🖯 Breakpoints 📮 Cons	handler ad	ldress			item siz	e message: 1 1		Us waiting Tx	age
Breakpoints Queue name Queue	handler ad 0x855a40	ldress		length	item siz O	e message: 1 1 127		Us waiting Tx 0	age waiting Ra
Breakpoints Cons queue name queue queue queue	handler ad 0x855a40 0x855b00	ldress	max 1 1 1	length ;	item siz O O	1		Us waiting Tx 0 0	age waiting R: 0 0
Breakpoints Cons queue name queue queue queue queue queue	handler ad 0x855a40 0x855b00 0x855bc0 0x855bc0 0x855c80	ldress	max 1 1 1 65535	length ;	item siz O O O	1 1 127		waiting Tx 0 0	age waiting Rx 0 0 0
 Breakpoints Breakpoints Cons queue name queue queue queue queue queue queue 	handler ad 0x855a40 0x855b00 0x855bc0 0x855bc0 0x855c80	ldress	max 1 1 1 65535	length ;	item siz O O O	1 1 127		waiting Tx 0 0	age waiting Rx 0 0 0




AndeSight[™]: Professional IDE (2/2)

Program Analysis

- Function Profiling
- Performance Meter
- Code Coverage
- Function Code Size
- (Static) Stack Size

Debug/Analysis for Arduino Custom Plugin Intf



🕞 gprof 🛛 📄 🕀 🗠 🔣	, 🖄 純 🖄 🕫	: 🟦 🖻 🜔 🔽 🗖						
gmon file: D:\AndeSight\ide\workspace\JPEG\gmon.sum program file: D:/AndeSight/ide/workspace/JPEG/Debug/JPEG.ad ^{Create chart}								
Name (location)	Samples	🛛 %Time 🔻 👘 🔼						
🗉 Summary	995	100.0%						
💻 jidctint.c	371	<mark>37.29</mark> %						
⊞ jpeg_idct_islow	371	<mark>37.29</mark> %						
💻 jdhuff.c	152	<mark>15</mark> .28%						
🗉 decode_mcu	101	10.15%						
⊞ jpeg_fill_bit_buffer	44	4.42%						
jpeg_huff_decode i	4	0.4%						
⊞ jpeg_make_d_derived_tbl	3	0.3%						
💻 jdcolor.c	149	<mark>14</mark> .97%						
ycc_rgb_convert	148	14.87%						
■ build_ycc_rgb_table	1	0.1%						

🚺 djp	eg.c 🛛								
509	#include <s< td=""><td>tdint.h</td><td>></td><td></td><td></td><td></td><td></td><td></td><td>~</td></s<>	tdint.h	>						~
510									
511	<pre>int djpeg main(int argc, char **argv); //forward reference</pre>								
512									
513	<pre>char* apBmp[8];</pre>								
514	our obpublel,								
515	#define NDS32 ISIZE (OxO7 << 6)								
516	#define NDS:	32_DSIZ	E (O:	xO7 << 6)					
517									_
	⊖int main(void)								_
519	(
520	#ifdef TNA								
521	unsigne	d int d	cm_cfg,icm_c:	fg,cache_ctl;					
522									
523				<pre>S32_SR_DCM_CFG);</pre>					
52.4	icm_c.g	=nd	s32mfsr(ND:	<pre>S32_SR_ICM_CFG);</pre>	;				~
525	2								
				unction Code Size					- 8
Binary	:/JPEG/Debug/	JPEG.ad	x> Total Fur	ction Code Size <mark>: 4</mark>	6928	(User def	ined functic	ns only)	
Nam	ie 🔺		Size	File		Line	Path		~
lcdc_	off		24	lcdc.c		59	d:/Andeste	ch/AndeSi	ght/
lcdc	set framebase		32	lodo.c		69	d:/Andeste	ch/AndeSi	ght,
main			116	djpeg.c		518	d:/Andeste	ch/AndeSi	ght
	_funny_pointer:	S i		jdmainct.c			d:/Andeste		
	_odither_array			jquant1.c			d:/Andeste		
	er_selection 464 jdmaster.c 288 d:/Andestech/AndeSig								
	an_cut 252 jquant2.c 424 d:/Andestech/AndeSigh								
merge	ed_1v_upsampl	е	48	jdmerge.c		193	d:/Andeste	ch/AndeSi	ght/
merge	ed_2v_upsampl	e	164	jdmerge.c		144	d:/Andeste	ch/AndeSi	ght/ 🤜
<			~ ·	•		107		1 1 1 1 1	>

Driving Innovations[™]

AndeShape[™], AndeSoft[™] IP Support

AndeShape™ Platform IPs

- ✤ <u>AE300</u>: AXI fabric package for scalable SoC applications
- ✤ <u>AE210P</u>: generic platform IP for micro-controllers
- ✤ AXI Bus Components:
 - AXI bus matrix, bus bridges
 - AXI up/downsizer
- ✤ AHB Bus Components:
 - AHB bus matrix, bus bridge, decoder
 - DMA controller, Local memory bridge
- APB Bus Components:
 - AHB-APB bridge
 - Serial: I²C, GPIO, UART, SPI
 - Timer, Watch Dog Timer, RTC
 - Misc.: PIT/PWM, Interrupt Controller

AndeShape[™] Development Boards

- Full-Featured ADP-XC7
 - Compact Corvette-F1 (Arduino-compatible)
 - ♦ With 802.15.4 and ICE on board

AndeSoft[™] SW Stack

- Bare metal projects for Andes-enhanced features
- RTOS'es: FreeRTOS, ThreadX, Contiki, more
- IoT Stack talking to the Cloud (next page)




Andes IoT Stack

Andes6 connectivity components

- Contiki RTOS for OS services
- An implementation of 6LoWPAN (IPv6 over 802.15.4)
- Commercial (e.g. InsideSecure) or open source TLS for security


Connecting to the Clouds (Microsoft Azure, Acer BYOC)





Driving Innovations[™]

Andes Ecosystem



CooCox expressiogic interniche RealTimeLogic len **LL3** MICROTIME Orbweb e Ud Micro ARPHIC Cyberon \infty Vector Fabrics 4 pliz TUXERA Clarino 柏霖科技股份有限公司 ortalinks Technology Co., Ltd erifysoft imperas OPEN CONNECTIVITY CIDA TECHNOLOGY

Design Service / Foundries







Andes Technical Support

Pre-Sales

- AndesCore[™] Introduction
- AndesCore[™] Synthesis Report
- Code Size Optimization
- SoC Evaluation Consulting

Post Sales

- Customizable Training Courses
- SoC Design Consulting
- E-service Support

A web-based supporting system A systematic way to get Andes technical experts' answers To help Andes understand your needs and serve you better, you are invited to participate in the Customer Satisfaction Survey when the issue is closed



Concluding Remarks (1/2)

***WHY Andes**

- Patented processor architecture
- Leading performance efficiency
 - Strong on cost performance
 - Strong on power efficiency
- Intuitive standard SW development tools
- Comprehensive SW stacks
- Flexible platform solutions
- Elite third parties
- Responsive/experienced customer engineering



Concluding Remarks (2/2)

WHY N15(F)/D15(F)

Performance

- Extreme HIGH Computing Power
 - 5.41 CoreMark/MHz; 3.36 DMIPS/MHz;
 - 2700 CoreMark in TSMC 40LP process node; 4000 CoreMark in TSMC 28HPM process mode
- Low Latency and Fast Response Time

Power Consumption

- ◆ Compact Core
- Optimized Memory Usage
 - Zero-wait memory (on-chip SRAM) + cheap external NOR flash, instead of large external DRAM

Easy to Use

- ◆ Small Real-Time OS, instead of Linux
- ◆ Familiar Development Tools

Low BOM Cost

- High Level of Integration
- ◆ Core Competence in logic design and algorithm incorporated

