2018 Andes RISC-V CON

RISC-V, an open instruction set architecture (ISA), has gained momentum and rapidly evolved into a new mainstream embedded processor technology with a rich ecosystem and a fast-growing number of real-world implementations.

In order to foster stronger collaboration on RISC-V across the semiconductor industry, Andes RISC-V CON will focus on this disruptive technology, demonstrating its benefits and identifying commercial strategies.

Andes positions itself as an professional and reliable vendor of RISC-V processors and solutions. It has launched several new RISC-V based products recently.

By bringing together industry experts, the goal is to make it easier for other industry players to quickly bring innovative designs based on the open RISC-V ISA to market.

REGISTER
. Andes Technology reserves the right to verify all registrations.
. Andes Technology reserves the right to make changes to the program without prior notice.